

80m Ω , 2A Current Limited USB Power Switch

General Description

The ET20164AM are current limited P-channel MOSFET power switch designed for high-side load switching applications. This switch operates with inputs ranging from 2.5V to 5.5V, making it ideal for both 3.3V and 5V systems. An integrated current-limiting circuit protects the input supply against large currents which may cause the supply to fall out of regulation. The ET20164AM is also protected from thermal overload which limits power dissipation and junction temperatures. Current limit threshold is fixed internally. The quiescent supply current in active mode is only 25 μ A. In shutdown mode, the supply current decreases to less than 1 μ A.

The ET20164AM is available in Pb-free packages and is specified over the -40°C to +105°C ambient temperature range.

Features

- Input Voltage Range: 2.5V to 5.5V
- Fixed Current Limit
- Reverse Current Blocking
- Short-Circuit Response: 2 μ s
- Very Low Quiescent Current: 25 μ A (Typ)
- 1 μ A Max Shutdown Supply Current
- Under-Voltage Lockout
- Thermal Shutdown
- 4kV HBM ESD Rating (per AEC-Q100-002(EIA/JESD22-A114))
- Automotive AEC-Q100 Grade 2 Qualified
- Part No. and Package


Part No.	Package	MSL
ET20164AM	SOT23-5	Level 1

Application

- Automotive Media Players and
- Automotive USB Port
- USB Hubs

ET20164AM


Pin Configuration



Pin Function

Pin	Name	Description
1	OUT	Power output.
2	GND	Ground pin.
3	$\overline{\text{FLT}}$	Over-current and over-temperature fault reporting signal output, active low with 6ms blanking time for over-current conditions.
4	EN	Enable input, high enable.
5	IN	Power supply input.

Block Diagram



Operation

ET20164AM is an integrated power switch with a low $R_{DS(on)}$ P-channel MOSFET, internal gate drive circuit, fixed current limiting, and thermal protection. When the device is active, if there is no load, the device only consumes 25uA supply current, which makes the device suitable for battery powered applications.

Power Supply Considerations

A 0.01μF to 0.1μF ceramic bypass capacitor between IN and GND, close to the device, is recommended.

Placing a high-value electrolytic capacitor on the output pin(s) is recommended when the output load is heavy. This precaution reduces power-supply transients that may cause ringing on the input and minimize the input voltage droops. Additionally, bypassing the output with a 0.01μF to 0.1μF ceramic capacitor improves the immunity of the device to short-circuit transients.

Power Dissipation and Junction Temperature

The low on-resistance on the P-channel MOSFET allows the small surface-mount packages to pass large currents. It is good design practice to check power dissipation and junction temperature for each application. Begin by determining the $R_{DS(on)}$ of the P-channel MOSFET relative to the input voltage and operating temperature. Using the highest operating ambient temperature of interest and $R_{DS(on)}$, the power dissipation per switch can be calculated by:

$$P_D = R_{DS(on)} \times I_{OUT}^2 \quad (1)$$

Finally, calculate the junction temperature:

$$T_J = P_D \times R_{\theta JA} + T_A \quad (2)$$

Where:

T_A = Ambient temperature

$R_{\theta JA}$ = Thermal resistance

P_D = Total power dissipation

Compare the calculated junction temperature with the maximum junction temperature which is 150°C. If they are within degrees, either the maximum load current needs to be reduced or another package option will be required.

Over Current

A sense FET is employed to check for over-current conditions. When an over-current condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. ET20164AM will limit the current until the overload condition is removed or the device begins to thermal cycle.

Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before VIN has been applied. The ET20164AM senses the short and immediately switches into a constant-current output.

In the second condition, a short or an overload occurs while the device is enabled. At the instant the overload occurs, high currents may flow for a short period of time before the current-limit circuit can react. After the

current-limit circuit reached the over-current trip threshold, the device switches into constant-current mode.

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is exceeded. The ET20164AM is capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its constant-current mode.

FLT Output

The FAULT Flag ($\overline{\text{FLT}}$) is provided to alert the system if a ET20164AM load is not receiving sufficient voltage to operate properly. If current limiting circuit is active for more than approximately 6ms, the FAULT Flag is pulled to ground through an approximately 100 Ω resistor. The filtering of voltage or current transients of less than 6ms prevents capacitive loads connected to the ET20164AM output from activating the FAULT Flag when they are initially attached. However, if the device is entering over-temperature conditions, the $\overline{\text{FLT}}$ will be pulled low without delay or deglitch. Pull-up resistance of 1k Ω to 100k Ω on $\overline{\text{FLT}}$ pin is recommended.

Since $\overline{\text{FLT}}$ is an open drain terminal, it may be pulled up to any unrelated voltage less than the maximum operating voltage of 5.5V, allowing for level shifting between circuits.

Thermal Protection


Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The ET20164AM implements a thermal sensing to monitor the operating junction temperature of the power distribution switch. In an over-current or short-circuit condition, the junction temperature rises due to excessive power dissipation.

Once the die temperature rises to approximately 150° C due to over-current conditions, the internal thermal sense circuitry turns the power switch off, thus preventing the power switch from damage. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 25° C, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed.

PCB Layout Guide

PCB layout is very important to achieve stable operation. It is highly recommended to duplicate EVB layout for optimum performance. If change is necessary, please follow these guidelines for reference.

- 1) Keep the path of current short and minimize the loop area formed by Input and output capacitor.
- 2) Output capacitor and IC must be on the same side, The distance of OUT pin and output capacitor <3mm is recommended.
- 3) Bypass ceramic capacitors are suggested to be put close to the IN Pin.
- 4) Connect IN, OUT, and especially GND respectively to a large copper area to cool the chip to improve thermal performance and long-term reliability.



PCB Layout Reference

Absolute Maximum Ratings

Parameter	Rating	Unit
IN, EN1, $\overline{\text{FLT}}$ Voltage	-0.3 to 6.0	V
OUT Voltage	-0.3 to $V_{\text{IN}} + 0.3$	V
OUT Current	Internal Limited	A
Power Dissipation ($T_A = 25^\circ\text{C}$)	500	mW
Package Thermal Resistance (θ_{JA})	250	$^\circ\text{C}/\text{W}$
Operating Junction Temperature (T_J)	-40 to 150	$^\circ\text{C}$
Storage Temperature	-55 to 150	$^\circ\text{C}$
Lead Temperature (Soldering, 10 sec)	300	$^\circ\text{C}$

Note: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

ET20164AM


Electrical Characteristics

($V_{IN} = +5.0V$, $T_A = -40^{\circ}C$ to $105^{\circ}C$, typical values at $T_A=25^{\circ}C$, unless otherwise stated)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V_{IN}	Input Voltage Range		2.5		5.5	V
V_{UVLO}	Input UVLO Voltage		1.4	1.8	2.3	V
I_{SHDN}	Input Shutdown Quiescent Current	Disabled, $V_{EN}=0V$, OUT floating or shorted to ground		0.1	1	μA
I_Q	Input Quiescent Current	Enabled, $V_{EN}=V_{IN}$, $I_{OUT}=0$		25	60	μA
$R_{DS(on)}$	Switch on-resistance	$V_{IN}=5V$, $I_{OUT}=0.6A$		80	120	m Ω
I_{LMT}	Current Limit	$V_{IN}=5V$, $V_{OUT}=4.5V$	2.3	2.9	3.5	A
V_{IL}	EN Input Logic Low Voltage				0.8	V
V_{IH}	EN Input Logic High Voltage		2			V
I_{SINK}	EN Input leakage	$V_{EN} = 5V$		0.01	1	μA
t_{ON}	Output Turn-on Delay Time	$V_{IN} = 5V$, $C_L=1\mu F$, $R_L=100\Omega$	0.2	0.5	1.0	ms
t_R	Output Turn-on Rise Time	$V_{IN} = 5V$, $C_L=1\mu F$, $R_L=100\Omega$	0.1	0.4	0.7	ms
t_{OFF}	Output Turn-off Delay Time	$V_{IN} = 5V$, $C_L=1\mu F$, $R_L=100\Omega$	0.1	0.5	0.9	ms
t_F	Output Turn-off Fall Time	$V_{IN} = 5V$, $C_L=1\mu F$, $R_L=100\Omega$	50	230	400	μs
t_{FLT_BLANK}	FLT Blanking Time		2	9	16	ms
V_{FLT_Lo}	FLT Logic Low Voltage	$I_{FLT(SINK)} = 1mA$			0.2	V
I_{FLT}	FLT Leakage Current	$V_{FLT} = 5V$, Enabled, No Fault Conditions		0.1	1	μA
R_{DIS}	Output Discharge FET $R_{DS(on)}$	$V_{IN} = 5V$, $V_{EN} = 0V$, $V_{OUT}=5V$	200	400	800	Ω
I_{REV}	Reverse leakage current	$V_{OUT} = 5V$, $V_{IN} = 0V$ measure I_{VOUT}		0.2	2	μA
T_{SHDN}	Thermal shutdown threshold	$V_{IN} = 5V$	130	150	165	$^{\circ}C$
T_{HYS}	Thermal shutdown hysteresis	$V_{IN} = 5V$		25		$^{\circ}C$


ET20164AM

Typical Performance Characteristics



ET20164AM





Application Circuits



Note: Tantalum or Aluminum Electrolytic capacitors (C1 and C2) may be required for USB applications.

Package Dimension

SOT23-5




Recommended Land Pattern

Unit: mm

ET20164AM

Tape Information



Revision History and Checking Table

Version	Date	Revision Item	Modifier	Function & Spec Checking	Package & Tape Checking
1.0	2016-03-03	Initial Version	Liu Yi Guo	Liu Yi Guo	Zhuji
1.1	2025-08-18	AM version, Update format	Zoucm	Liuyg	Liujy